Formal verification is one of automated techniques to guarantee the correctness of hardware designs. The computational cost of formal verification, however, grows larger for a large-scale design, so that we cannot get the solution. In this paper, we propose a method to utilize intermediate data, which formal verification has generated, for a random simulation. Our method aims to avoid spoiling the computational cost for formal verification even if it does not terminate.